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 The main goal of this paper is to present a novel ROM-less direct digital 
frequency synthesizer for sweep instrumentation systems. It provides a main 
sweep channel for frequency analysis and a reference channel for phase and 
amplitude measurement block operating at constant frequency. For phase to 
amplitude converter, we propose a new trigonometric approximation 
technique based on a set of reference angles. In addition, we present the 
design of the proposed synthesizer and its evaluation in Matlab-Simulink 
environment. The simulation results illustrate the performances and 
demonstrate the effectiveness of our proposed circuit. 
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Recent applications of sensors characterization, systems identification and digital communications 
require controlled frequency generators with high stability and low frequency resolution [1]-[6]. In the case 
of sweep frequency analysis, it is also important to improve the measurement of required parameters such as 
amplitude and phase shift between input and output waves. The scheme of instrumentation system is shown 
in Figure 1 where the control and acquisition block configures the analyzing wave frequency and acquires the 














Figure 1. Block diagram of general instrumentation system 
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For stable measurement performances, the measurement block has to operate at constant frequency 
during the entire range of input frequency analysis. In the first stage, a High frequency to Low frequency 
conversion block is used. Figure 2 shows the structure of this conversion block where the processing signals 
are:  
- Input signal: 	ݒ௜ሺݐሻ ൌ ௜ܸ cosሺ2ߨܨ௜ݐሻ ;  
- Output signal :  ݒ௢ሺݐሻ ൌ ௢ܸ cosሺ2ߨܨ௜ݐ ൅ ߮௢ሻ ; 












Figure 2.  Diagram of HF to LF conversion block 
 
 
After multiplication and low-pass filtering under the following conditions : ܨ௜ െ ܨ௥ ≪ ܨ஼ଵ ≪ ܨ௜ ൅ܨ௥; ܨ௜ െ ܨ௥ ≪ ܨ஼ଶ ≪ ܨ௜ ൅ ܨ௥, we get out of the structure, two signals of same frequency F୫ୣୱ ൌ ܨ௜ െ ܨ௥ and 
phase shift ߮൫ݒிଶ ݒிଵൗ ൯ ൌ ߮௢ as expressed in Equations (1-2). 
 
ிܸభሺݐሻ ൌ ௄భ௏೔௏ೝଶ ܿ݋ݏሺ2ߨሺܨ௜ െ ܨ௥ሻݐെ߮௥ሻ														 (1) 
 
ிܸమሺݐሻ ൌ ௄మ௏೚௏ೝଶ ܿ݋ݏሺ2ߨሺܨ௜ െ ܨ௥ሻݐ൅߮௢ െ ߮௥ሻ					 (2) 
 
In the second stage, the reference frequency ܨ௥	should follow the changes of input frequency ܨ௜	in 
order to keep the operating frequency ܨ௠௘௦	constant. For this purpose, our work aims to study and design a 
novel circuit which integrates both frequency generators of analysis and reference signals. The proposed 
sweep frequency synthesizer, as shown in Figure 3, provides two channels such as the frequency shift 
remains constant. The main channel corresponds to the main output wave, whereas the reference channel will 








Figure 3.  input-outputs of the proposed sweep frequency synthesizer 
 
 
2. THEORETICAL OF THE DIRECT DIGITAL FREQUENCY SYNTHESIS 
In scientific and industrial frequency generators, different techniques are used to produce the 
required accurate waveforms, such as analog oscillators, mixing frequencies sources or phase-locked loop 
circuits. Among these techniques, Direct Digital Frequency Synthesizers (DDFS) perform important 
specifications: low spurs level, fast switching speed, fast settling time, sub-hertz frequency resolution, 
continuous phase switching response and low phase noise [7],[8]. The principle of DDFS technique was 
introduced by Tierney in [9], and its corresponding conventional design architecture is shown in Figure 4, 
where the components are the following, 
- Phase accumulator: provides the time reference as counter address of the waveform memory. It is 
updated at each rising or falling edge of the clock signal. 
- Waveform ROM: contains samples of the waveform to be synthesized. 
- D/A Converter: converts each numeric value into its proportional analog voltage. 
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- Low-pass filter: limits the spectrum of the synthesized wave at the Nyquist bandwidth related to the 












Figure 4.  Conventional architecture of the ROM based DDS 
 
 
The output frequency ܨை௎் depends on the reference clock frequency ܨ஼௅௄,  the frequency control 
word ܨܥܹ and the size of the phase accumulator ܰ, by the following expression [7]: 
 
ܨை௎் ൌ ி஼ௐଶಿ ܨ஼௅௄																																																				    (3) 
 
The wave quality depends on the length of the phase accumulator, the ROM size, the ADC 
resolution and the order of low-pass filter. However, the most disadvantage of this architecture is the use of 
ROM memory which the high size requires an expensive semiconductor area and consumes a lot of power. 
Hence, a set of interesting approximation methods has been developed to compute directly the amplitude and 
then overcome the ROM inconvenient [9]-[11]. In most recent techniques, the ROM is replaced by a 
computation unit, called Wave Arithmetic Unit, which the complexity and the consumption power are very 










Figure 5. Architecture of the ROM free DDS 
 
 
The principal methods correspond to COordinate Rotation DIgital Computer (CORDIC) algorithm, 
polynomial approximation as Euler infinite and chebyshev series or Taylor formulation [7],[10],[11]. An 
interesting work in [8], used a trigonometric approximation for small values of FCW in which the design 
architecture presents two advantages: low complexity (two multipliers, two adders and two registers) and 
one-cycle computation (no pipeline stages). However, the computation error increases strongly versus 
frequency control word and consequently induces a poor spurious free dynamic range. Hence, our work aims 
to improve this technique for the complete range of the phase accumulator with high computation precision. 
 
 
3. THE PROPOSED METHOD 
For a sine curve approximation, Shu-Chnug Yi proposes to compute two simultaneous quadrature 
outputs [8]. This technique used a difference ∆ߠ  between two consecutive angles (ߠ௞; ߠ௞ାଵ)  and Taylor's 
series of sin ߠ and  cos ߠ at first order, according to the following expressions, 
 
sin ߠ௞ାଵ ൌ sin ߠ௞ ൅ ∆ߠ cos ߠ௞                                                            (4) 
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Thus, the DDFS wave can be computed for each value of phase. However, the frequency control 
word should be small enough to reduce the computation error [8]. In the proposed design architecture, the 
quadrature DDFS comprises two registers, two adders and two multipliers [8]. 
Our proposed technique aims to keep the advantages of the Trigonometric Approximation Method 
and also to reduce the computation wave error. For this objective, we propose to decompose the complete 
interval ቂ0		 గଶቃ  into ݎ subintervals:  ሾߠ௞			ߠ௞ାଵሾ	where the reference phases ቄߠ଴ ൌ 0, ߠଵ,⋯ , ߠ௥ ൌ
గ
ଶቅ have the 
following expression, 
 
ߠ௞ ൌ ݇ గଶ௥ 			 ; ݇ ൌ 0,⋯ , ݎ.                                                        (6) 
 
The first order of Taylor's series of trigonometric functions in a small length subinterval 
ሾߠ௞					ߠ௞ାଵሿ, allow to write: sinሺߠ െ ߠ௞ሻ ൌ ߠ െ ߠ௞ 	; 	cosሺߠ െ ߠ௞ሻ ൌ 1. Thus, we can approximate sin ߠ as, 
 
sin ߠ ൌ ሺߠ െ ߠ௞ሻ cos ߠ௞ ൅ sin ߠ௞                                                    (7) 
  
Furthermore, the localization of the reference subinterval corresponding to input phase allows 
developing two approximations methods, 
 Referenced Trigonometric Approximation Method (RTAM): we compute the sine value in relation to θ୩ 
as follows,  
 
∀	ߠ ∈ ሾߠ௞			ߠ௞ାଵሾ	; 	sin ߠ ൌ ሺߠ െ ߠ௞ሻ cos ߠ௞ ൅ sin ߠ௞                   (8) 
 
 Symmetrical Referenced Trigonometric Approximation Method (SRTAM): we compute the sine value 
in relation to distances  |ߠ െ θ୩| and |ߠ െ θ୩ାଵ|	as follows,  
 
∀	ߠ ∈ ሾߠ௞			ߠ௞ାଵሾ	; 
 
sin ߠ 	ൌ 		 ൝ ሺߠ െ ߠ௞ሻ cos ߠ௞ ൅ sin ߠ௞ ߠ௞ ൑ ߠ ൏ θ୩ ൅
஠
ସ୰
ሺߠ െ ߠ௞ାଵሻ cos ߠ௞ାଵ ൅ sin ߠ௞ାଵ θ୩ ൅ ஠ସ୰ ൑ ߠ ൏ θ୩ାଵ
                   (9) 
 
Where the coefficients ሺcos ߠ௞, sin ߠ௞ሻ should be known according to the set reference angles.  
To compare the computation error of these methods, we use the residual error |sin ߠ௡ െ sin ߠ௡∗| and 
the mean of total square residual error ܴܶܧ between sin ߠ௡ and its approximated value sin ߠ௡∗ for ܮ points as 
follows, 
 
ܴܶܧ ൌ ଵ௅ ∑ ሺsin ߠ௡ െ sin ߠ௡∗ሻଶ௅௞ୀଵ                                                           (10) 
 
Figure 6 and Figure 7 show the residual error over the range ቂ0		 గଶቃ   according to the following 
parameters: phase accumulator size of 16ܾ݅ݐݏ,  ܨܥܹ ൌ 200, ݎ ൌ 32 and ݎ ൌ 64, respectively. It is clear that 
the Symmetrical RTAM has the least residual error than Referenced TAM and Trigonometric AM. 
Additional to the distribution of residual error, we evaluate the effect of the number of reference phases as 
presented in Figure 8. The mean of total residual error ܴܶܧ decreases according to the number of reference 
phases which becomes an important parameter to improve the quality of synthesizers. We note that the 
SRTAM  method has a low total residual error than the RTAM one. Hence, we retain the SRTAM 
approximation method for the design and the evaluation of performances in the next section. For the design, 
this architecture requires one multipliers against two in [8], one adder and a ROM memory to store 2 ൈ
ሺݎ ൅ 1ሻ words corresponding to cosine and sinus reference coefficients. The required Matlab-Simulink 
blocks will be presented and detailed in the next section.  
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Figure 7. Residual error versus phase for ݎ ൌ 64 
 
 
Figure 8. Mean of Total Residual error versus the number of reference phases 
 
 
4. RESULTS AND DISCUSSION 
4.1. Simulink implementation and Evaluation of the Wave Arithmetic Unit 
In this section, we propose the Matlab-Simulink implementation and evaluation of the Wave 
Arithmetic Unit that computes the sine value of the input phase according to SRTAM approximation 
method. Figure 9 gives the required input and output signals while Figure 10 presents the Simulink-design 
architecture according to the following parameters: 
- WAU:  input-14 bits to output-10 bits. 
- Activation on rising edge of clock signal.  
- Number of reference phases: ݎ ൌ 32.  
- Reference angles: 
θ(rad)=  [0   0.049   0.098   0.147  0.196 0.245   0.294   0.343   0.392   0.441 0.490   0.539    
0.589  0.638 0.687 0.736   0.785   0.834   0.883   0.932 0.981   1.030   1.0791    
1.129   1.178 1.227  1.276   1.325   1.374   1.423 1.472   1.521   1.570] 
 
-  Reference quantized coefficients on 10bits format:  
InCos =[1023 1022        1019        1012        1004         993         979         964        946           
925     903 878 851         822         791         758         724         687          
649         609 568         526 482        437         391         344         297          
248         199         150     100 50          0]. 
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InSin =[ 0        50      100      150   199      248      297     344     391      437     482    526      
568    609      649      687     724         758         791     822     851    878     903       













Figure 11. Simulink-model for DDS evaluation 
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Figure 12. Simulink architecture of the phase accumulator 
 
 
For the evaluation, the most used factor which evaluates the performances of direct digital 
synthesizer is the Spurious free dynamic range (SFDR) [8],[12]. This value represents the ratio of the power 
in the fundamental frequency, S, to power of the largest spurious signal, R, regardless of where it falls in the 
frequency spectrum. To this end, we have implemented the complete architecture of DDS based on the 
proposed Wave Arithmetic unit on Matlab-Simulink environment. The architecture is shown in Figure 11, 
using the phase accumulator of 16 bits presented in Figure 12, chebychev low pass filter : pass band 
frequency = 500KHz, pass band ripple= 1dB, Digital to Analog Converter: 10bits, Clock: 1MHz. Further, a 
computer program has been written in MATLAB to simulate the proposed architectures.  
The SFDR is evaluated and plotted in Figure 13 and Figure 14 versus frequency control word for 
different values of the order of low-pass filter and for 16 and 32 references angles respectively. As a result, 
the SFDR changes form 65݀ܤ for small values to 43݀ܤ for higher values of FCW. Furthermore, there is 
small improvement of SFRD by an amount of 1݀ܤ for 32 reference angles. Regarding to the impact of low-
pass filter, the SFDR will be unchanged from the 6th order. The obtained values of SFDR are sufficient for 
the production of sinusoidal waves with low harmonic contribution. In addition to previous simulation, we 
compare the spurious content of our method and the conventional DDFS architecture, as illustrated in Figure 
15. As a consequence, the proposed method provides the same SFDR in the studied range of frequency 
control word and cand be integrated in the synthesizer with high performance and low complexity.   
 
 
Figure 13. Spurious Free Dynamic Range versus 
Frequency control word for ݎ ൌ 16 
 
Figure 14. Spurious Free Dynamic Range versus 
Frequency control word for ݎ ൌ 32 
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Figure 15. SFDR of DDSF-ROM and SRTAM for ݎ ൌ 32 
 
 
4.2. Design and Simulink Implementation of a Sweep Frequency Synthesizer 
To improve the performances of the measurement blocks of amplitude or phase of studied systems 
versus input frequency, we propose to design a sweep frequency synthesizer which provides two channels as 
shown in Figure 3: main channel for exciting system, and reference channel for measurement circuit. The 
Simulink implementation is given in Figure 16. The main and reference channels are noted ݒ௠ and ݒ௥ 
respectively. The HF to LF circuit is also implemented using the product block and low pass-filter. In Figure 
17, we plot the following signals: phase accumulator, main channel, reference channel and measurement 
signal for ܨܥܹ ൌ 2000, ܨܥܹ_ܴ ൌ 	500 and ܥܮܭ ൌ 1ܯܪݖ. The spectrums of different signals are shown 
in Figure 18. We note that the synthesized frequencies correspond to theoretical values: ܨ௠ ൌ ܨܥܹ ൈ
	ி಴ಽ಼ଶభల ൌ 30,517	ܭܪݖ; ܨ௥ ൌ ܨܥ ோܹ ൈ	
ி಴ಽ಼
ଶభల ൌ 38,146ܭܪݖ; and the frequency of the measurement signal 
ܨ௠௘௦ ൌ ሺܨܥ ோܹ െ ܨܥܹሻ ൈ	ி಴ಽ಼ଶభల ൌ 7,62ܭܪݖ. 
In the sweep mode, we have to change the frequency control word ܨܥܹ for the same value of   
ܨܥܹ_ܴ to keep the measurement frequency ܨ௠௘௦ constant. For this proposed circuit, we give in Figure 19, 
simulations outputs for the control range: ܨܥܹ	 ൌ ሾ512			1536ሿ and ܨܥܹ_ܴ ൌ 50 corresponding to 
synthesized interval ሾ7,8125	ܭܪݖ				23,4375	ܭܪݖ	ሿ and measurement frequency of 762	ܪݖ. It is clear that 
the measurement signal has constant frequency during the sweep cycle whose value is controlled by 




Figure 16. Simulink-architecture and evaluation of Sweep DDS 
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5. CONCLUSION 
This work has presented the architecture of a direct digital frequency synthesizer for instrumentation 
systems. All of the required blocks have been detailed, simulated and discussed. In this context, we have 
proposed a novel approximation method which exploits the reference phases and designed a Wave 
Arithmetic Unit. This WAU has low hardware complexity using one multiplier, one adder and a low size 
memory of reference coefficients. The main advantage of the proposed circuit is to provide two integrated 
channels: a main channel for excitation and a reference channel for measurement block. Hence, the amplitude 
and phase and other parameters can be measured at the same operating frequency which corresponds to the 
difference between reference and main frequencies. Simulations results demonstrated the effectiveness and 
the performances of the design architectures that can be improved according to reference phases and low-
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